1 | DCC: 0x00100010 (((I |
---|
2 | )
|
---|
3 | CHDECMISC: 0x00000011 (none, ch2 enh enabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep present)
|
---|
4 | C0DRB0: 0x00100010 (0x0010)
|
---|
5 | C0DRB1: 0x00200010 (0x0010)
|
---|
6 | C0DRB2: 0x00200020 (0x0020)
|
---|
7 | C0DRB3: 0x00860020 (0x0020)
|
---|
8 | C1DRB0: 0x00100010 (0x0010)
|
---|
9 | C1DRB1: 0x00180010 (0x0010)
|
---|
10 | C1DRB2: 0x00200018 (0x0018)
|
---|
11 | C1DRB3: 0x00860020 (0x0020)
|
---|
12 | C0DRA01: 0x00860086 (0x0086)
|
---|
13 | C0DRA23: 0x00000086 (0x0086)
|
---|
14 | C1DRA01: 0x02020086 (0x0086)
|
---|
15 | C1DRA23: 0x00000202 (0x0202)
|
---|
16 | PGETBL_CTL: 0x00000008
|
---|
17 | VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
|
---|
18 | VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
|
---|
19 | VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
|
---|
20 | DPLL_TEST: 0x00010001 ()
|
---|
21 | CACHE_MODE_0: 0x00006920
|
---|
22 | D_STATE: 0x00000000
|
---|
23 | DSPCLK_GATE_D: 0x1000000c (clock gates disabled: VRHUNIT OVRUNIT OVCUNIT)
|
---|
24 | RENCLK_GATE_D1: 0x00000000
|
---|
25 | RENCLK_GATE_D2: 0x000002c0
|
---|
26 | SDVOB: 0x00000018 (disabled, pipe A, stall disabled, not detected)
|
---|
27 | SDVOC: 0x0000089c (disabled, pipe A, stall disabled, detected)
|
---|
28 | SDVOUDI: 0x00000000
|
---|
29 | DSPARB: 0x00000000
|
---|
30 | DSPFW1: 0x00020230
|
---|
31 | DSPFW2: 0x150f060f
|
---|
32 | DSPFW3: 0x00000000
|
---|
33 | ADPA: 0x80000010 (enabled, pipe A, -hsync, +vsync)
|
---|
34 | LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
|
---|
35 | DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
|
---|
36 | DVOB: 0x00000018 (disabled, pipe A, no stall, +hsync, +vsync)
|
---|
37 | DVOC: 0x0000089c (disabled, pipe A, no stall, +hsync, +vsync)
|
---|
38 | DVOA_SRCDIM: 0x00000000
|
---|
39 | DVOB_SRCDIM: 0x00000000
|
---|
40 | DVOC_SRCDIM: 0x00000000
|
---|
41 | BLC_PWM_CTL: 0x00000000
|
---|
42 | BLC_PWM_CTL2: 0x00000000
|
---|
43 | PP_CONTROL: 0x00000000 (power target: off)
|
---|
44 | PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
|
---|
45 | PP_ON_DELAYS: 0x00000000
|
---|
46 | PP_OFF_DELAYS: 0x00000000
|
---|
47 | PP_DIVISOR: 0x00000000
|
---|
48 | PFIT_CONTROL: 0x00000000
|
---|
49 | PFIT_PGM_RATIOS: 0x00000000
|
---|
50 | PORT_HOTPLUG_EN: 0x10000320
|
---|
51 | PORT_HOTPLUG_STAT: 0x00000300
|
---|
52 | DSPACNTR: 0xd8004400 (enabled, pipe A)
|
---|
53 | DSPASTRIDE: 0x00001c00 (7168 bytes)
|
---|
54 | DSPAPOS: 0x00000000 (0, 0)
|
---|
55 | DSPASIZE: 0x00000000 (1, 1)
|
---|
56 | DSPABASE: 0x00000000
|
---|
57 | DSPASURF: 0x0152e000
|
---|
58 | DSPATILEOFF: 0x00000000
|
---|
59 | PIPEACONF: 0xc0000000 (enabled, active, progressive)
|
---|
60 | PIPEASRC: 0x068f0419 (1680, 1050)
|
---|
61 | PIPEASTAT: 0x08040202 (status: GMBUS_EVENT_ENABLE SVBLANK_INT_ENABLE VSYNC_INT_STATUS VBLANK_INT_STATUS)
|
---|
62 | PIPEA_GMCH_DATA_M: 0x00000000
|
---|
63 | PIPEA_GMCH_DATA_N: 0x00000000
|
---|
64 | PIPEA_DP_LINK_M: 0x00000000
|
---|
65 | PIPEA_DP_LINK_N: 0x00000000
|
---|
66 | CURSOR_A_BASE: 0x00000000
|
---|
67 | CURSOR_A_CONTROL: 0x00000000
|
---|
68 | CURSOR_A_POSITION: 0x011701fe
|
---|
69 | FPA0: 0x00021505 (n = 2, m1 = 21, m2 = 5)
|
---|
70 | FPA1: 0x00021505 (n = 2, m1 = 21, m2 = 5)
|
---|
71 | DPLL_A: 0x94020c00 (enabled, non-dvo, default clock, DAC/serial mode, p1 = 2, p2 = 10)
|
---|
72 | DPLL_A_MD: 0x00000000
|
---|
73 | HTOTAL_A: 0x08bf068f (1680 active, 2240 total)
|
---|
74 | HBLANK_A: 0x08bf068f (1680 start, 2240 end)
|
---|
75 | HSYNC_A: 0x07a706f7 (1784 start, 1960 end)
|
---|
76 | VTOTAL_A: 0x04400419 (1050 active, 1089 total)
|
---|
77 | VBLANK_A: 0x04400419 (1050 start, 1089 end)
|
---|
78 | VSYNC_A: 0x0422041c (1053 start, 1059 end)
|
---|
79 | BCLRPAT_A: 0x00000000
|
---|
80 | VSYNCSHIFT_A: 0x00000000
|
---|
81 | DSPBCNTR: 0x01004000 (disabled, pipe B)
|
---|
82 | DSPBSTRIDE: 0x00000000 (0 bytes)
|
---|
83 | DSPBPOS: 0x00000000 (0, 0)
|
---|
84 | DSPBSIZE: 0x00000000 (1, 1)
|
---|
85 | DSPBBASE: 0x00000000
|
---|
86 | DSPBSURF: 0x00000000
|
---|
87 | DSPBTILEOFF: 0x00000000
|
---|
88 | PIPEBCONF: 0x00000000 (disabled, inactive, progressive)
|
---|
89 | PIPEBSRC: 0x027f01df (640, 480)
|
---|
90 | PIPEBSTAT: 0x00000000 (status:)
|
---|
91 | PIPEB_GMCH_DATA_M: 0x00000000
|
---|
92 | PIPEB_GMCH_DATA_N: 0x00000000
|
---|
93 | PIPEB_DP_LINK_M: 0x00000000
|
---|
94 | PIPEB_DP_LINK_N: 0x00000000
|
---|
95 | CURSOR_B_BASE: 0x00000000
|
---|
96 | CURSOR_B_CONTROL: 0x00000000
|
---|
97 | CURSOR_B_POSITION: 0x00000000
|
---|
98 | FPB0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
|
---|
99 | FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
|
---|
100 | DPLL_B: 0x04020c00 (disabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 2, p2 = 10)
|
---|
101 | DPLL_B_MD: 0x00000003
|
---|
102 | HTOTAL_B: 0x031f027f (640 active, 800 total)
|
---|
103 | HBLANK_B: 0x03170287 (648 start, 792 end)
|
---|
104 | HSYNC_B: 0x02ef028f (656 start, 752 end)
|
---|
105 | VTOTAL_B: 0x020c01df (480 active, 525 total)
|
---|
106 | VBLANK_B: 0x020401e7 (488 start, 517 end)
|
---|
107 | VSYNC_B: 0x01eb01e9 (490 start, 492 end)
|
---|
108 | BCLRPAT_B: 0x00000000
|
---|
109 | VSYNCSHIFT_B: 0x00000000
|
---|
110 | VCLK_DIVISOR_VGA0: 0x00031108
|
---|
111 | VCLK_DIVISOR_VGA1: 0x00031406
|
---|
112 | VCLK_POST_DIV: 0x00020002
|
---|
113 | VGACNTRL: 0x80000000 (disabled)
|
---|
114 | TV_CTL: 0x00000010
|
---|
115 | TV_DAC: 0x00000000
|
---|
116 | TV_CSC_Y: 0x00000000
|
---|
117 | TV_CSC_Y2: 0x00000000
|
---|
118 | TV_CSC_U: 0x00000000
|
---|
119 | TV_CSC_U2: 0x00000000
|
---|
120 | TV_CSC_V: 0x00000000
|
---|
121 | TV_CSC_V2: 0x00000000
|
---|
122 | TV_CLR_KNOBS: 0x00000000
|
---|
123 | TV_CLR_LEVEL: 0x00000000
|
---|
124 | TV_H_CTL_1: 0x00000000
|
---|
125 | TV_H_CTL_2: 0x00000000
|
---|
126 | TV_H_CTL_3: 0x00000000
|
---|
127 | TV_V_CTL_1: 0x00000000
|
---|
128 | TV_V_CTL_2: 0x00000000
|
---|
129 | TV_V_CTL_3: 0x00000000
|
---|
130 | TV_V_CTL_4: 0x00000000
|
---|
131 | TV_V_CTL_5: 0x00000000
|
---|
132 | TV_V_CTL_6: 0x00000000
|
---|
133 | TV_V_CTL_7: 0x00000000
|
---|
134 | TV_SC_CTL_1: 0x00000000
|
---|
135 | TV_SC_CTL_2: 0x00000000
|
---|
136 | TV_SC_CTL_3: 0x00000000
|
---|
137 | TV_WIN_POS: 0x00000000
|
---|
138 | TV_WIN_SIZE: 0x00000000
|
---|
139 | TV_FILTER_CTL_1: 0x00000000
|
---|
140 | TV_FILTER_CTL_2: 0x00000000
|
---|
141 | TV_FILTER_CTL_3: 0x00000000
|
---|
142 | TV_CC_CONTROL: 0x00000000
|
---|
143 | TV_CC_DATA: 0x00000000
|
---|
144 | TV_H_LUMA_0: 0x00000000
|
---|
145 | TV_H_LUMA_59: 0x00000000
|
---|
146 | TV_H_CHROMA_0: 0x00000000
|
---|
147 | TV_H_CHROMA_59: 0x00000000
|
---|
148 | FBC_CFB_BASE: 0xffffffff
|
---|
149 | FBC_LL_BASE: 0xffffffff
|
---|
150 | FBC_CONTROL: 0xffffffff
|
---|
151 | FBC_COMMAND: 0xffffffff
|
---|
152 | FBC_STATUS: 0xffffffff
|
---|
153 | FBC_CONTROL2: 0xffffffff
|
---|
154 | FBC_FENCE_OFF: 0xffffffff
|
---|
155 | FBC_MOD_NUM: 0xffffffff
|
---|
156 | MI_MODE: 0x00000240
|
---|
157 | MI_ARB_STATE: 0x00000040
|
---|
158 | MI_RDRET_STATE: 0x00000000
|
---|
159 | ECOSKPD: 0x00000307
|
---|
160 | DP_B: 0x00000018
|
---|
161 | DPB_AUX_CH_CTL: 0x00050000
|
---|
162 | DPB_AUX_CH_DATA1: 0x00000000
|
---|
163 | DPB_AUX_CH_DATA2: 0x00000000
|
---|
164 | DPB_AUX_CH_DATA3: 0x00000000
|
---|
165 | DPB_AUX_CH_DATA4: 0x00000000
|
---|
166 | DPB_AUX_CH_DATA5: 0x00000000
|
---|
167 | DP_C: 0x0000001c
|
---|
168 | DPC_AUX_CH_CTL: 0x014500c8
|
---|
169 | DPC_AUX_CH_DATA1: 0x00000000
|
---|
170 | DPC_AUX_CH_DATA2: 0x00000000
|
---|
171 | DPC_AUX_CH_DATA3: 0x00000000
|
---|
172 | DPC_AUX_CH_DATA4: 0x00000000
|
---|
173 | DPC_AUX_CH_DATA5: 0x00000000
|
---|
174 | DP_D: 0x00000018
|
---|
175 | DPD_AUX_CH_CTL: 0x00050000
|
---|
176 | DPD_AUX_CH_DATA1: 0x00000000
|
---|
177 | DPD_AUX_CH_DATA2: 0x00000000
|
---|
178 | DPD_AUX_CH_DATA3: 0x00000000
|
---|
179 | DPD_AUX_CH_DATA4: 0x00000000
|
---|
180 | DPD_AUX_CH_DATA5: 0x00000000
|
---|
181 | AUD_CONFIG: 0x00000004
|
---|
182 | AUD_HDMIW_STATUS: 0x00000000
|
---|
183 | AUD_CONV_CHCNT: 0x00000000
|
---|
184 | VIDEO_DIP_CTL: 0x20000600
|
---|
185 | AUD_PINW_CNTR: 0x00000140
|
---|
186 | AUD_CNTL_ST: 0x00002000
|
---|
187 | AUD_PIN_CAP: 0x00000094
|
---|
188 | AUD_PINW_CAP: 0x004073bd
|
---|
189 | AUD_PINW_UNSOLRESP: 0x00000000
|
---|
190 | AUD_OUT_DIG_CNVT: 0x00000001
|
---|
191 | AUD_OUT_CWCAP: 0x00006211
|
---|
192 | AUD_GRP_CAP: 0x00000004
|
---|
193 | FENCE 0: 0x00000000 (disabled)
|
---|
194 | FENCE 1: 0x00000000 (disabled)
|
---|
195 | FENCE 2: 0x00000000 (disabled)
|
---|
196 | FENCE 3: 0x00000000 (disabled)
|
---|
197 | FENCE 4: 0x00000000 (disabled)
|
---|
198 | FENCE 5: 0x00000000 (disabled)
|
---|
199 | FENCE 6: 0x00000000 (disabled)
|
---|
200 | FENCE 7: 0x00000000 (disabled)
|
---|
201 | FENCE 8: 0x0152e0dd (disabled)
|
---|
202 | FENCE 9: 0x01c65000 (disabled)
|
---|
203 | FENCE 10: 0x09d2000d (disabled)
|
---|
204 | FENCE 11: 0x09d24000 (disabled)
|
---|
205 | FENCE 12: 0x00000000 (disabled)
|
---|
206 | FENCE 13: 0x00000000 (disabled)
|
---|
207 | FENCE 14: 0x00000000 (disabled)
|
---|
208 | FENCE 15: 0x00000000 (disabled)
|
---|
209 | FENCE START 0: 0x0152e0dd ( enabled, X tile walk, 7168 pitch, 0x0152e000 start)
|
---|
210 | FENCE END 0: 0x01c65000 ( 0x01c65000 end)
|
---|
211 | FENCE START 1: 0x09d2000d ( enabled, X tile walk, 512 pitch, 0x09d20000 start)
|
---|
212 | FENCE END 1: 0x09d24000 ( 0x09d24000 end)
|
---|
213 | FENCE START 2: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
214 | FENCE END 2: 0x00000000 ( 0x00000000 end)
|
---|
215 | FENCE START 3: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
216 | FENCE END 3: 0x00000000 ( 0x00000000 end)
|
---|
217 | FENCE START 4: 0x09a4800d ( enabled, X tile walk, 512 pitch, 0x09a48000 start)
|
---|
218 | FENCE END 4: 0x09a4c000 ( 0x09a4c000 end)
|
---|
219 | FENCE START 5: 0x09a4d00d ( enabled, X tile walk, 512 pitch, 0x09a4d000 start)
|
---|
220 | FENCE END 5: 0x09a51000 ( 0x09a51000 end)
|
---|
221 | FENCE START 6: 0x00ddc0dd ( enabled, X tile walk, 7168 pitch, 0x00ddc000 start)
|
---|
222 | FENCE END 6: 0x01513000 ( 0x01513000 end)
|
---|
223 | FENCE START 7: 0x09a9600d ( enabled, X tile walk, 512 pitch, 0x09a96000 start)
|
---|
224 | FENCE END 7: 0x09a9a000 ( 0x09a9a000 end)
|
---|
225 | FENCE START 8: 0x09a4300d ( enabled, X tile walk, 512 pitch, 0x09a43000 start)
|
---|
226 | FENCE END 8: 0x09a47000 ( 0x09a47000 end)
|
---|
227 | FENCE START 9: 0x09a3e00d ( enabled, X tile walk, 512 pitch, 0x09a3e000 start)
|
---|
228 | FENCE END 9: 0x09a42000 ( 0x09a42000 end)
|
---|
229 | FENCE START 10: 0x0bdb505d ( enabled, X tile walk, 3072 pitch, 0x0bdb5000 start)
|
---|
230 | FENCE END 10: 0x0c4ec000 ( 0x0c4ec000 end)
|
---|
231 | FENCE START 11: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
232 | FENCE END 11: 0x00000000 ( 0x00000000 end)
|
---|
233 | FENCE START 12: 0x05ce405d ( enabled, X tile walk, 3072 pitch, 0x05ce4000 start)
|
---|
234 | FENCE END 12: 0x05e4b000 ( 0x05e4b000 end)
|
---|
235 | FENCE START 13: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
236 | FENCE END 13: 0x00000000 ( 0x00000000 end)
|
---|
237 | FENCE START 14: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
238 | FENCE END 14: 0x00000000 ( 0x00000000 end)
|
---|
239 | FENCE START 15: 0x00000000 (disabled, X tile walk, 128 pitch, 0x00000000 start)
|
---|
240 | FENCE END 15: 0x00000000 ( 0x00000000 end)
|
---|
241 | INST_PM: 0x00000000
|
---|
242 | pipe A dot 146400 n 2 m1 21 m2 5 p1 2 p2 10
|
---|
243 | pipe B dot 100800 n 3 m1 17 m2 8 p1 2 p2 10
|
---|