| 1 | Kernel name: kernel_x86_64 built on: Aug 2 2020 07:29:11 version 0x1
|
|---|
| 2 | 4 Intel Celeron® J3455, revision 506c9 running at 1497MHz
|
|---|
| 3 |
|
|---|
| 4 | CPU #0: "Intel(R) Celeron(R) CPU J3455 @ 1.50GHz"
|
|---|
| 5 | Signature: 0x0506c9; Type 0, family 6, model 92, stepping 9
|
|---|
| 6 | Features: 0xbfebfbff
|
|---|
| 7 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 8 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 9 | Extended Features (0x00000001): 0x47f8ebbf
|
|---|
| 10 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM SSE4.1 SSE4.2 x2APIC
|
|---|
| 11 | MOVEB POPCNT TSC-DEADLINE AES XSAVE RDRND
|
|---|
| 12 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 13 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 14 |
|
|---|
| 15 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 16 | L2 cache: 1024 KB, 16-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 17 |
|
|---|
| 18 | Data TLB: 4K-bytes pages, fully associative, 32 entries
|
|---|
| 19 | Data TLB: 4K pages, 4-way set associative, 512 entries
|
|---|
| 20 | Code TLB: 4K pages, fully associative, 48 entries
|
|---|
| 21 | Data TLB, 2M/4M bytes pages, 4-way set associative, 32 entries
|
|---|
| 22 |
|
|---|
| 23 | CPU #1: "Intel(R) Celeron(R) CPU J3455 @ 1.50GHz"
|
|---|
| 24 | Signature: 0x0506c9; Type 0, family 6, model 92, stepping 9
|
|---|
| 25 | Features: 0xbfebfbff
|
|---|
| 26 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 27 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 28 | Extended Features (0x00000001): 0x47f8ebbf
|
|---|
| 29 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM SSE4.1 SSE4.2 x2APIC
|
|---|
| 30 | MOVEB POPCNT TSC-DEADLINE AES XSAVE RDRND
|
|---|
| 31 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 32 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 33 |
|
|---|
| 34 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 35 | L2 cache: 1024 KB, 16-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 36 |
|
|---|
| 37 | Data TLB: 4K-bytes pages, fully associative, 32 entries
|
|---|
| 38 | Data TLB: 4K pages, 4-way set associative, 512 entries
|
|---|
| 39 | Code TLB: 4K pages, fully associative, 48 entries
|
|---|
| 40 | Data TLB, 2M/4M bytes pages, 4-way set associative, 32 entries
|
|---|
| 41 |
|
|---|
| 42 | CPU #2: "Intel(R) Celeron(R) CPU J3455 @ 1.50GHz"
|
|---|
| 43 | Signature: 0x0506c9; Type 0, family 6, model 92, stepping 9
|
|---|
| 44 | Features: 0xbfebfbff
|
|---|
| 45 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 46 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 47 | Extended Features (0x00000001): 0x47f8ebbf
|
|---|
| 48 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM SSE4.1 SSE4.2 x2APIC
|
|---|
| 49 | MOVEB POPCNT TSC-DEADLINE AES XSAVE RDRND
|
|---|
| 50 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 51 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 52 |
|
|---|
| 53 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 54 | L2 cache: 1024 KB, 16-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 55 |
|
|---|
| 56 | Data TLB: 4K-bytes pages, fully associative, 32 entries
|
|---|
| 57 | Data TLB: 4K pages, 4-way set associative, 512 entries
|
|---|
| 58 | Code TLB: 4K pages, fully associative, 48 entries
|
|---|
| 59 | Data TLB, 2M/4M bytes pages, 4-way set associative, 32 entries
|
|---|
| 60 |
|
|---|
| 61 | CPU #3: "Intel(R) Celeron(R) CPU J3455 @ 1.50GHz"
|
|---|
| 62 | Signature: 0x0506c9; Type 0, family 6, model 92, stepping 9
|
|---|
| 63 | Features: 0xbfebfbff
|
|---|
| 64 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 65 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 66 | Extended Features (0x00000001): 0x47f8ebbf
|
|---|
| 67 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM SSE4.1 SSE4.2 x2APIC
|
|---|
| 68 | MOVEB POPCNT TSC-DEADLINE AES XSAVE RDRND
|
|---|
| 69 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 70 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 71 |
|
|---|
| 72 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 73 | L2 cache: 1024 KB, 16-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 74 |
|
|---|
| 75 | Data TLB: 4K-bytes pages, fully associative, 32 entries
|
|---|
| 76 | Data TLB: 4K pages, 4-way set associative, 512 entries
|
|---|
| 77 | Code TLB: 4K pages, fully associative, 48 entries
|
|---|
| 78 | Data TLB, 2M/4M bytes pages, 4-way set associative, 32 entries
|
|---|
| 79 |
|
|---|
| 80 | 3454775296 bytes free (used/max 678596608 / 4133371904)
|
|---|
| 81 | (cached 587440128)
|
|---|
| 82 | 64220 semaphores free (used/max 1316 / 65536)
|
|---|
| 83 | 3896 ports free (used/max 200 / 4096)
|
|---|
| 84 | 3928 threads free (used/max 168 / 4096)
|
|---|
| 85 | 2025 teams free (used/max 23 / 2048)
|
|---|
