1 | DCC (0x00010200): 0x58027602 (0x7602)
|
---|
2 | CHDECMISC (0x00010111): 0x64030000 (none, ch2 enh disabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep not present)
|
---|
3 | C0DRB0 (0x00010200): 0x58027602 (0x7602)
|
---|
4 | C0DRB1 (0x00010202): 0x5c025802 (0x5802)
|
---|
5 | C0DRB2 (0x00010204): 0x80025c02 (0x5c02)
|
---|
6 | C0DRB3 (0x00010206): 0x102f8002 (0x8002)
|
---|
7 | C1DRB0 (0x00010600): 0x630d285d (0x285d)
|
---|
8 | C1DRB1 (0x00010602): 0xa3ba630d (0x630d)
|
---|
9 | C1DRB2 (0x00010604): 0x00ffa3ba (0xa3ba)
|
---|
10 | C1DRB3 (0x00010606): 0x080800ff (0x00ff)
|
---|
11 | C0DRA01 (0x00010208): 0xffff102f (0x102f)
|
---|
12 | C0DRA23 (0x0001020a): 0xe800ffff (0xffff)
|
---|
13 | C1DRA01 (0x00010608): 0x08080808 (0x0808)
|
---|
14 | C1DRA23 (0x0001060a): 0x08080808 (0x0808)
|
---|
15 | PGETBL_CTL (0x00002020): 0x5ffe0001
|
---|
16 | VCLK_DIVISOR_VGA0 (0x00006000): 0x00021207 (n = 2, m1 = 18, m2 = 7)
|
---|
17 | VCLK_DIVISOR_VGA1 (0x00006004): 0x00031406 (n = 3, m1 = 20, m2 = 6)
|
---|
18 | VCLK_POST_DIV (0x00006010): 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
|
---|
19 | DPLL_TEST (0x0000606c): 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled)
|
---|
20 | CACHE_MODE_0 (0x00002120): 0x00000000
|
---|
21 | D_STATE (0x00006104): 0x00000000
|
---|
22 | DSPCLK_GATE_D (0x00006200): 0x00000000 (clock gates disabled:)
|
---|
23 | RENCLK_GATE_D1 (0x00006204): 0x00000001
|
---|
24 | RENCLK_GATE_D2 (0x00006208): 0x00000000
|
---|
25 | SDVOB (0x00061140): 0x00000000 (disabled, pipe A, stall disabled, not detected)
|
---|
26 | SDVOC (0x00061160): 0x00000000 (disabled, pipe A, stall disabled, not detected)
|
---|
27 | SDVOUDI (0x00061150): 0x00000000
|
---|
28 | DSPARB (0x00070030): 0x0000005f
|
---|
29 | FW_BLC (0x000020d8): 0x01080308
|
---|
30 | FW_BLC2 (0x000020dc): 0x00000108
|
---|
31 | FW_BLC_SELF (0x000020e0): 0x00000000
|
---|
32 | DSPFW1 (0x00070034): 0x00000000
|
---|
33 | DSPFW2 (0x00070038): 0x00000000
|
---|
34 | DSPFW3 (0x0007003c): 0x00000000
|
---|
35 | ADPA (0x00061100): 0x80000010 (enabled, pipe A, -hsync, +vsync)
|
---|
36 | LVDS (0x00061180): 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
|
---|
37 | DVOA (0x00061120): 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
|
---|
38 | DVOB (0x00061140): 0x00000000 (disabled, pipe A, stall disabled, not detected)
|
---|
39 | DVOC (0x00061160): 0x00000000 (disabled, pipe A, stall disabled, not detected)
|
---|
40 | DVOA_SRCDIM (0x00061124): 0x00000000
|
---|
41 | DVOB_SRCDIM (0x00061144): 0x0059f383
|
---|
42 | DVOC_SRCDIM (0x00061164): 0x0059f383
|
---|
43 | BLC_PWM_CTL (0x00061254): 0x00000000
|
---|
44 | BLC_PWM_CTL2 (0x00061250): 0x00000000
|
---|
45 | PP_CONTROL (0x00061204): 0x00000000 (power target: off)
|
---|
46 | PP_STATUS (0x00061200): 0x00000000 (off, not ready, sequencing idle)
|
---|
47 | PP_ON_DELAYS (0x00061208): 0x00000000
|
---|
48 | PP_OFF_DELAYS (0x0006120c): 0x00000000
|
---|
49 | PP_DIVISOR (0x00061210): 0x00000000
|
---|
50 | PFIT_CONTROL (0x00061230): 0x00000000
|
---|
51 | PFIT_PGM_RATIOS (0x00061234): 0x00000000
|
---|
52 | PORT_HOTPLUG_EN (0x00061110): 0x00000000
|
---|
53 | PORT_HOTPLUG_STAT (0x00061114): 0x00000000
|
---|
54 | DSPACNTR (0x00070180): 0xd8000000 (enabled, pipe A)
|
---|
55 | DSPASTRIDE (0x00070188): 0x00001680 (5760 bytes)
|
---|
56 | DSPAPOS (0x0007018c): 0x00000000 (0, 0)
|
---|
57 | DSPASIZE (0x00070190): 0x00000000 (1, 1)
|
---|
58 | DSPABASE (0x00070184): 0x00323000
|
---|
59 | DSPASURF (0x0007019c): 0x00000000
|
---|
60 | DSPATILEOFF (0x000701a4): 0x00000000
|
---|
61 | PIPEACONF (0x00070008): 0x80000000 (enabled, single-wide)
|
---|
62 | PIPEASRC (0x0006001c): 0x059f0383 (1440, 900)
|
---|
63 | PIPEASTAT (0x00070024): 0x10000207 (status: CRC_DONE_ENABLE VSYNC_INT_STATUS SVBLANK_INT_STATUS VBLANK_INT_STATUS OREG_UPDATE_STATUS)
|
---|
64 | PIPEA_GMCH_DATA_M (0x00070050): 0x00000000
|
---|
65 | PIPEA_GMCH_DATA_N (0x00070054): 0x00000000
|
---|
66 | PIPEA_DP_LINK_M (0x00070060): 0x00000000
|
---|
67 | PIPEA_DP_LINK_N (0x00070064): 0x00000000
|
---|
68 | CURSOR_A_BASE (0x00070084): 0x00000000
|
---|
69 | CURSOR_A_CONTROL (0x00070080): 0x00000000
|
---|
70 | CURSOR_A_POSITION (0x00070088): 0x00000000
|
---|
71 | FPA0 (0x00006040): 0x00031510 (n = 3, m1 = 21, m2 = 16)
|
---|
72 | FPA1 (0x00006044): 0x00031510 (n = 3, m1 = 21, m2 = 16)
|
---|
73 | DPLL_A (0x00006014): 0x90810000 (enabled, non-dvo, default clock, unknown mode, p1 = 0, p2 = 0)
|
---|
74 | DPLL_A_MD (0x0000601c): 0x00000000
|
---|
75 | HTOTAL_A (0x00060000): 0x076f059f (1440 active, 1904 total)
|
---|
76 | HBLANK_A (0x00060004): 0x076f059f (1440 start, 1904 end)
|
---|
77 | HSYNC_A (0x00060008): 0x068705ef (1520 start, 1672 end)
|
---|
78 | VTOTAL_A (0x0006000c): 0x03a50383 (900 active, 934 total)
|
---|
79 | VBLANK_A (0x00060010): 0x03a50383 (900 start, 934 end)
|
---|
80 | VSYNC_A (0x00060014): 0x038c0386 (903 start, 909 end)
|
---|
81 | BCLRPAT_A (0x00060020): 0x00000000
|
---|
82 | VSYNCSHIFT_A (0x00060028): 0x00000000
|
---|
83 | DSPBCNTR (0x00071180): 0x00000000 (disabled, pipe A)
|
---|
84 | DSPBSTRIDE (0x00071188): 0x00000000 (0 bytes)
|
---|
85 | DSPBPOS (0x0007118c): 0x00000000 (0, 0)
|
---|
86 | DSPBSIZE (0x00071190): 0x00000000 (1, 1)
|
---|
87 | DSPBBASE (0x00071184): 0x00000000
|
---|
88 | DSPBSURF (0x0007119c): 0x00000000
|
---|
89 | DSPBTILEOFF (0x000711a4): 0x00000000
|
---|
90 | PIPEBCONF (0x00071008): 0x00000000 (disabled, single-wide)
|
---|
91 | PIPEBSRC (0x0006101c): 0x00000000 (1, 1)
|
---|
92 | PIPEBSTAT (0x00071024): 0x00000000 (status:)
|
---|
93 | PIPEB_GMCH_DATA_M (0x00071050): 0x00000000
|
---|
94 | PIPEB_GMCH_DATA_N (0x00071054): 0x00000000
|
---|
95 | PIPEB_DP_LINK_M (0x00071060): 0x00000000
|
---|
96 | PIPEB_DP_LINK_N (0x00071064): 0x00000000
|
---|
97 | CURSOR_B_BASE (0x000700c4): 0x00000000
|
---|
98 | CURSOR_B_CONTROL (0x000700c0): 0x00000000
|
---|
99 | CURSOR_B_POSITION (0x000700c8): 0x00000000
|
---|
100 | FPB0 (0x00006048): 0x00000000 (n = 0, m1 = 0, m2 = 0)
|
---|
101 | FPB1 (0x0000604c): 0x00000000 (n = 0, m1 = 0, m2 = 0)
|
---|
102 | DPLL_B (0x00006018): 0x00000000 (disabled, non-dvo, VGA, default clock, unknown mode, p1 = 0, p2 = 0)
|
---|
103 | DPLL_B_MD (0x00006020): 0x00000000
|
---|
104 | HTOTAL_B (0x00061000): 0x00000000 (1 active, 1 total)
|
---|
105 | HBLANK_B (0x00061004): 0x00000000 (1 start, 1 end)
|
---|
106 | HSYNC_B (0x00061008): 0x00000000 (1 start, 1 end)
|
---|
107 | VTOTAL_B (0x0006100c): 0x00000000 (1 active, 1 total)
|
---|
108 | VBLANK_B (0x00061010): 0x00000000 (1 start, 1 end)
|
---|
109 | VSYNC_B (0x00061014): 0x00000000 (1 start, 1 end)
|
---|
110 | BCLRPAT_B (0x00061020): 0x00000000
|
---|
111 | VSYNCSHIFT_B (0x00061028): 0x00000000
|
---|
112 | VCLK_DIVISOR_VGA0 (0x00006000): 0x00021207 (n = 2, m1 = 18, m2 = 7)
|
---|
113 | VCLK_DIVISOR_VGA1 (0x00006004): 0x00031406 (n = 3, m1 = 20, m2 = 6)
|
---|
114 | VCLK_POST_DIV (0x00006010): 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
|
---|
115 | VGACNTRL (0x00071400): 0x80000000 (disabled)
|
---|
116 | TV_CTL (0x00068000): 0x00000000
|
---|
117 | TV_DAC (0x00068004): 0x00000000
|
---|
118 | TV_CSC_Y (0x00068010): 0x00000000
|
---|
119 | TV_CSC_Y2 (0x00068014): 0x00000000
|
---|
120 | TV_CSC_U (0x00068018): 0x00000000
|
---|
121 | TV_CSC_U2 (0x0006801c): 0x00000000
|
---|
122 | TV_CSC_V (0x00068020): 0x00000000
|
---|
123 | TV_CSC_V2 (0x00068024): 0x00000000
|
---|
124 | TV_CLR_KNOBS (0x00068028): 0x00000000
|
---|
125 | TV_CLR_LEVEL (0x0006802c): 0x00000000
|
---|
126 | TV_H_CTL_1 (0x00068030): 0x00000000
|
---|
127 | TV_H_CTL_2 (0x00068034): 0x00000000
|
---|
128 | TV_H_CTL_3 (0x00068038): 0x00000000
|
---|
129 | TV_V_CTL_1 (0x0006803c): 0x00000000
|
---|
130 | TV_V_CTL_2 (0x00068040): 0x00000000
|
---|
131 | TV_V_CTL_3 (0x00068044): 0x00000000
|
---|
132 | TV_V_CTL_4 (0x00068048): 0x00000000
|
---|
133 | TV_V_CTL_5 (0x0006804c): 0x00000000
|
---|
134 | TV_V_CTL_6 (0x00068050): 0x00000000
|
---|
135 | TV_V_CTL_7 (0x00068054): 0x00000000
|
---|
136 | TV_SC_CTL_1 (0x00068060): 0x00000000
|
---|
137 | TV_SC_CTL_2 (0x00068064): 0x00000000
|
---|
138 | TV_SC_CTL_3 (0x00068068): 0x00000000
|
---|
139 | TV_WIN_POS (0x00068070): 0x00000000
|
---|
140 | TV_WIN_SIZE (0x00068074): 0x00000000
|
---|
141 | TV_FILTER_CTL_1 (0x00068080): 0x00000000
|
---|
142 | TV_FILTER_CTL_2 (0x00068084): 0x00000000
|
---|
143 | TV_FILTER_CTL_3 (0x00068088): 0x00000000
|
---|
144 | TV_CC_CONTROL (0x00068090): 0x00000000
|
---|
145 | TV_CC_DATA (0x00068094): 0x00000000
|
---|
146 | TV_H_LUMA_0 (0x00068100): 0x00000000
|
---|
147 | TV_H_LUMA_59 (0x000681ec): 0x00000000
|
---|
148 | TV_H_CHROMA_0 (0x00068200): 0x00000000
|
---|
149 | TV_H_CHROMA_59 (0x000682ec): 0x00000000
|
---|
150 | FBC_CFB_BASE (0x00003200): 0x00000000
|
---|
151 | FBC_LL_BASE (0x00003204): 0x00000000
|
---|
152 | FBC_CONTROL (0x00003208): 0x00000000
|
---|
153 | FBC_COMMAND (0x0000320c): 0x00000000
|
---|
154 | FBC_STATUS (0x00003210): 0x20000000
|
---|
155 | FBC_CONTROL2 (0x00003214): 0x00000000
|
---|
156 | FBC_FENCE_OFF (0x0000321b): 0x00000000
|
---|
157 | FBC_MOD_NUM (0x00003220): 0x00000000
|
---|
158 | MI_MODE (0x0000209c): 0x00000000
|
---|
159 | MI_ARB_STATE (0x000020e4): 0x00000002
|
---|
160 | MI_RDRET_STATE (0x000020fc): 0x00000000
|
---|
161 | ECOSKPD (0x000021d0): 0x00000307
|
---|
162 | DP_B (0x00064100): 0x00000000
|
---|
163 | DPB_AUX_CH_CTL (0x00064110): 0x00000000
|
---|
164 | DPB_AUX_CH_DATA1 (0x00064114): 0x00000000
|
---|
165 | DPB_AUX_CH_DATA2 (0x00064118): 0x00000000
|
---|
166 | DPB_AUX_CH_DATA3 (0x0006411c): 0x00000000
|
---|
167 | DPB_AUX_CH_DATA4 (0x00064120): 0x00000000
|
---|
168 | DPB_AUX_CH_DATA5 (0x00064124): 0x00000000
|
---|
169 | DP_C (0x00064200): 0x00000000
|
---|
170 | DPC_AUX_CH_CTL (0x00064210): 0x00000000
|
---|
171 | DPC_AUX_CH_DATA1 (0x00064214): 0x00000000
|
---|
172 | DPC_AUX_CH_DATA2 (0x00064218): 0x00000000
|
---|
173 | DPC_AUX_CH_DATA3 (0x0006421c): 0x00000000
|
---|
174 | DPC_AUX_CH_DATA4 (0x00064220): 0x00000000
|
---|
175 | DPC_AUX_CH_DATA5 (0x00064224): 0x00000000
|
---|
176 | DP_D (0x00064300): 0x00000000
|
---|
177 | DPD_AUX_CH_CTL (0x00064310): 0x00000000
|
---|
178 | DPD_AUX_CH_DATA1 (0x00064314): 0x00000000
|
---|
179 | DPD_AUX_CH_DATA2 (0x00064318): 0x00000000
|
---|
180 | DPD_AUX_CH_DATA3 (0x0006431c): 0x00000000
|
---|
181 | DPD_AUX_CH_DATA4 (0x00064320): 0x00000000
|
---|
182 | DPD_AUX_CH_DATA5 (0x00064324): 0x00000000
|
---|
183 | AUD_CONFIG (0x00062000): 0x00000000
|
---|
184 | AUD_HDMIW_STATUS (0x000620d4): 0x00000000
|
---|
185 | AUD_CONV_CHCNT (0x00062120): 0x00000000
|
---|
186 | VIDEO_DIP_CTL (0x00061170): 0x00000000
|
---|
187 | AUD_PINW_CNTR (0x000620b0): 0x00000000
|
---|
188 | AUD_CNTL_ST (0x000620b4): 0x00000000
|
---|
189 | AUD_PIN_CAP (0x000620a4): 0x00000000
|
---|
190 | AUD_PINW_CAP (0x000620a0): 0x00000000
|
---|
191 | AUD_PINW_UNSOLRESP (0x000620b8): 0x00000000
|
---|
192 | AUD_OUT_DIG_CNVT (0x0006207c): 0x00000000
|
---|
193 | AUD_OUT_CWCAP (0x00062070): 0x00000000
|
---|
194 | AUD_GRP_CAP (0x00062048): 0x00000000
|
---|
195 | FENCE 0 (0x00002000): 0x01000461 (enabled, X tiled, 32768 pitch, 0x01000000 - 0x02000000 (16384kb))
|
---|
196 | FENCE 1 (0x00002004): 0x00000000 (disabled)
|
---|
197 | FENCE 2 (0x00002008): 0x00000000 (disabled)
|
---|
198 | FENCE 3 (0x0000200c): 0x00000000 (disabled)
|
---|
199 | FENCE 4 (0x00002010): 0x00000000 (disabled)
|
---|
200 | FENCE 5 (0x00002014): 0x00000000 (disabled)
|
---|
201 | FENCE 6 (0x00002018): 0x00000000 (disabled)
|
---|
202 | FENCE 7 (0x0000201c): 0x00000000 (disabled)
|
---|
203 | FENCE 8 (0x00003000): 0x00000000 (disabled)
|
---|
204 | FENCE 9 (0x00003004): 0x00000000 (disabled)
|
---|
205 | FENCE 10 (0x00003008): 0x00000000 (disabled)
|
---|
206 | FENCE 11 (0x0000300c): 0x00000000 (disabled)
|
---|
207 | FENCE 12 (0x00003010): 0x00000000 (disabled)
|
---|
208 | FENCE 13 (0x00003014): 0x00000000 (disabled)
|
---|
209 | FENCE 14 (0x00003018): 0x00000000 (disabled)
|
---|
210 | FENCE 15 (0x0000301c): 0x00000000 (disabled)
|
---|
211 | INST_PM (0x000020c0): 0x00000000
|
---|