| 1 | Kernel name: kernel_x86_64 built on: Sep 30 2021 06:38:30 version 0x1
|
|---|
| 2 | 2 Intel Celeron® 2955U, revision 40651 running at 1396MHz
|
|---|
| 3 |
|
|---|
| 4 | CPU #0: "Intel(R) Celeron(R) 2955U @ 1.40GHz"
|
|---|
| 5 | Signature: 0x040651; Type 0, family 6, model 69, stepping 1
|
|---|
| 6 | Features: 0xbfebfbff
|
|---|
| 7 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 8 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 9 | Extended Features (0x00000001): 0x4ddaebbf
|
|---|
| 10 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM PCID SSE4.1 SSE4.2
|
|---|
| 11 | MOVEB POPCNT TSC-DEADLINE XSAVE OSXSAVE RDRND
|
|---|
| 12 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 13 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 14 |
|
|---|
| 15 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 16 | L2 cache: 256 KB, 8-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 17 |
|
|---|
| 18 | Data TLB: 2M/4M-bytes pages, 4-way set associative, 32 entries
|
|---|
| 19 | Data TLB: 4k-byte pages, 4-way set associative, 64 entries
|
|---|
| 20 | Code TLB: 2M/4M pages, fully associative, 8 entries
|
|---|
| 21 | Code TLB: 4K-bytes pages, 8-way set associative, 128 entries
|
|---|
| 22 | 64-byte Prefetching
|
|---|
| 23 | L2 cache: 4K/2M bytes pages, 8-way set associative, 1024 entries
|
|---|
| 24 |
|
|---|
| 25 | CPU #1: "Intel(R) Celeron(R) 2955U @ 1.40GHz"
|
|---|
| 26 | Signature: 0x040651; Type 0, family 6, model 69, stepping 1
|
|---|
| 27 | Features: 0xbfebfbff
|
|---|
| 28 | FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT
|
|---|
| 29 | PSE36 CFLUSH DS ACPI MMX FXSTR SSE SSE2 SS HTT TM PBE
|
|---|
| 30 | Extended Features (0x00000001): 0x4ddaebbf
|
|---|
| 31 | SSE3 PCLMULDQ DTES64 MONITOR DS-CPL VMX EST TM2 SSSE3 SDBG CX16 xTPR PDCM PCID SSE4.1 SSE4.2
|
|---|
| 32 | MOVEB POPCNT TSC-DEADLINE XSAVE OSXSAVE RDRND
|
|---|
| 33 | Extended Features (0x80000001): 0x2c100800
|
|---|
| 34 | SCE NX GBPAGES RDTSCP 64
|
|---|
| 35 |
|
|---|
| 36 | L2 Data cache fully associative, 1 lines/tag, 64 bytes/line
|
|---|
| 37 | L2 cache: 256 KB, 8-way set associative, 0 lines/tag, 64 bytes/line
|
|---|
| 38 |
|
|---|
| 39 | Data TLB: 2M/4M-bytes pages, 4-way set associative, 32 entries
|
|---|
| 40 | Data TLB: 4k-byte pages, 4-way set associative, 64 entries
|
|---|
| 41 | Code TLB: 2M/4M pages, fully associative, 8 entries
|
|---|
| 42 | Code TLB: 4K-bytes pages, 8-way set associative, 128 entries
|
|---|
| 43 | 64-byte Prefetching
|
|---|
| 44 | L2 cache: 4K/2M bytes pages, 8-way set associative, 1024 entries
|
|---|
| 45 |
|
|---|
| 46 | 7669596160 bytes free (used/max 789053440 / 8458649600)
|
|---|
| 47 | (cached 618557440)
|
|---|
| 48 | 64541 semaphores free (used/max 995 / 65536)
|
|---|
| 49 | 3963 ports free (used/max 133 / 4096)
|
|---|
| 50 | 3956 threads free (used/max 140 / 4096)
|
|---|
| 51 | 2028 teams free (used/max 20 / 2048)
|
|---|
